

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	2278	(341/156,155).CCLS.	USPAT	OR	OFF	2007/01/18 09:41
L2	437	(341/156,155).CCLS.	US-PGPU B	OR	OFF	2007/01/18 09:42
L3	52	(341/156).CCLS.	US-PGPU B	OR	OFF	2007/01/18 09:42
L4	660	(analog ADJ1 digital or ad or adc) image array ampl\$5	US-PGPU B; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TD B	SAME	ON	2007/01/18 09:43
L5	100	(analog ADJ1 digital or ad or adc) image array ampl\$5	US-PGPU B; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TD B	WITH	ON	2007/01/18 09:43
L6	1	(analog ADJ1 digital or ad or adc) image array ampl\$5 and I1	US-PGPU B; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TD B	WITH	ON	2007/01/18 09:44

## EAST Search History

L7	6	(analog ADJ1 digital or ad or adc) image array ampl\$5 and I1	US-PGPU B; USPAT; USOCR; EPO; JPO; DERWEN T; IBM_TD B	SAME	ON	2007/01/18 09:44
L8	0	(analog ADJ1 digital or ad or adc) image array ampl\$5 and I3	US-PGPU B; USPAT; USOCR; EPO; JPO; DERWEN T; IBM_TD B	SAME	ON	2007/01/18 09:44
L9	3465	(analog ADJ1 digital or ad or adc) image array	US-PGPU B; USPAT; USOCR; EPO; JPO; DERWEN T; IBM_TD B	SAME	ON	2007/01/18 09:44
L10	0	(analog ADJ1 digital or ad or adc) image array and I3	US-PGPU B; USPAT; USOCR; EPO; JPO; DERWEN T; IBM_TD B	SAME	ON	2007/01/18 09:44



[Subscribe \(Full Service\)](#)

[Register \(Li  
Free\)](#)

**Search:** [+adc +image +array](#)

THE ACM DIGITAL LIBRARY

[Feedback](#) [Report a problem](#)

## Terms used [adc](#) [image](#) [array](#)

Sort results by [relevance](#)

[Save results to a Binder](#)

Try an [Ad](#)

Display results [expanded form](#)

[Search Tips](#)

Try this [se](#)

[Open results in a new window](#)

Results 1 - 20 of 109

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [next](#)

- 1** [Track 6: autonomic and organic computing: Marching-pixels: a new paradigm for smart sensor processor arrays](#)

Dietmar Fey, Daniel Schmidt

May 2005 **Proceedings of the 2nd conference on Computing front**  
**Publisher:** ACM Press

Full text available: [pdf\(606.57 KB\)](#) Additional Information: [full citation](#), [index terms](#)

In this paper we present a new organic computing principle denoted as architectures of future smart CMOS camera chips. The idea of marching realization of a massively-parallel fine-grain single-chip processor array organic units which are propagating in a pixel processor array, similar to algorithms. The task of the marching pixels is to carry out autonomous processing tasks, e.g ...

**Keywords:** image pre-processing, organic computing, self-organization, smart pixels

- 2** [A 3-pin 1.5 V 550 mW 176 x 144 self-clocked CMOS active pixel im](#)

Kwang-Bo Cho, Alexander Krymski, Eric Fossum

August 2001 **Proceedings of the 2001 international symposium on**  
**and design ISLPED '01**

**Publisher:** ACM Press

Full text available: [pdf\(350.69 KB\)](#) Additional Information: [full citation](#), [index terms](#)

**Keywords:** CMOS, active pixel sensor, image sensor, low-power, low-v

**3 VLSI circuits: 40 MHz 0.25 um CMOS embedded 1T bit-line decoupling for mixed-signal applications**

Michael I. Fuller, James P. Mabry, John A. Hossack, Travis N. Blalock

April 2003 **Proceedings of the 13th ACM Great Lakes symposium on VLSI**

**Publisher:** ACM Press

Full text available: [pdf\(252.55 KB\)](#) Additional Information: [full citation](#), [index terms](#)

An embedded 40 MHz FIFO buffer for use in mixed-signal information processing applications is presented. The buffer design uses a 1T DRAM topology for its unit memory cell, sense amplifier, and two circular shift registers for implementing refresh.

The sense amplifier uses bit-line decoupling to improve readout performance. The application requires the storage of 800 samples of a received ultrasound signal from 48 channels consisting of ...

**Keywords:** CMOS, DRAM, FIFO, embedded memory, ultrasound

**4 Smart pixel implementation of a 2-D parallel nucleic wavelet transform for communications**

A. M. Rassau, K. Eshraghian, H. Cheung, S. W. Lachowicz, T. C. B. Yu, W. Wilkinson

February 1998 **Proceedings of the conference on Design, automation and test in Europe DATE '98**

**Publisher:** IEEE Computer Society

Full text available: [pdf\(75.54 KB\)](#)

Additional Information: [full citation](#), [index terms](#)

Publisher

Site

A novel Smart Pixel Opto-VLSI architecture to implement a complete 2-D real-time captured images is presented. The Smart Pixel architecture is highly parallel, compact, low power device capable of real-time capture, decompression and display of images suitable for Mobile Multimedia Communications.

**Keywords:** Image Processing, Real-Time Systems, Parallel Processing, Array, Multimedia, Mobile Telecommunication

- 5** (Special session) presentation + poster discussion: university design real-time VGA 3-D image sensor using mixed-signal techniques

Yusuke Oike, Makoto Ikeda, Kunihiro Asada

January 2004 **Proceedings of the 2004 conference on Asia South automation: electronic design and solution fair ASI**  
**of the 2004 conference on Asia South Pacific design and solution fair ASP-DAC '04**

**Publisher:** IEEE Press

Full text available:  [pdf\(506.41](#)

[KB\)](#)

[Publisher](#)

[Site](#)

Additional Information: [full citation](#),

We have developed the first real-time 3-D image sensor with VGA pixel signal techniques to achieve high-speed and high-accuracy range calculation method. Our mixed-signal position detector, which consists of a time-domain approximate ADCs, provides significant information for during high-speed analog-to-digital conversion. Moreover the position a profile of a projected beam ...

- 6** SPOTS'06 session 4--new sensors and architectures: The low power processing (LEAP) embedded networked sensor system

Dustin McIntire, Kei Ho, Bernie Yip, Amarjeet Singh, Winston Wu, William April 2006 **Proceedings of the fifth international conference on Intelligent sensor networks IPSN '06**

**Publisher:** ACM Press

Full text available:  [pdf\(200.80](#) Additional Information: [full citation](#),  
[index terms](#)

A broad range of embedded networked sensor (ENS) systems for critical applications now require complex, high peak power dissipating sensor demand high performance computing and high bandwidth communication demands for these new platforms include support for computationally intensive processing as well as optimization and statistical computing. To meet the while maintaining critical support for ...

**Keywords:** embedded wireless networked sensor, energy-aware multip

platform hardware and software architecture

**7 Applications: Cyclops: in situ image sensing and interpretation in wireless sensor networks**

◆ Mohammad Rahimi, Rick Baer, Obimdinachi I. Iroezi, Juan C. Garcia, Jay A. Mani Srivastava

**November 2005 Proceedings of the 3rd international conference on networked sensor systems SenSys '05**

**Publisher:** ACM Press

Full text available:  [pdf\(1.25 MB\)](#)

Additional Information: [full citation](#), [citations](#), [index](#)

Despite their increasing sophistication, wireless sensor networks still do not match the powerful of the human senses: vision. Indeed, vision provides humans with the ability to distinguish objects and identify their importance. Our work seeks to extend the capabilities of wireless sensor networks with similar capabilities by exploiting emerging, cheap, low-power and simple imaging technology. In fact, we can go beyond the stereo capabilities of cameras to the large scale of ...

**Keywords:** CMOS imaging, imaging, power efficiency, sensor network, sensor systems

**8 High dynamic range imaging**

◆ Paul Debevec, Erik Reinhard, Greg Ward, Sumanta Pattanaik

**August 2004 ACM SIGGRAPH 2004 Course Notes SIGGRAPH '04**

**Publisher:** ACM Press

Full text available:  [pdf\(20.22 MB\)](#)

Additional Information: [full citation](#), [citations](#), [index](#)

Current display devices can display only a limited range of contrast and color. One of the main reasons that most image acquisition, processing, and display technologies use only eight bits per color channel. This course outlines recent advances in high dynamic range imaging, from capture to display, that remove this restriction, thereby enabling images to have the full color gamut and dynamic range of the original scene rather than the limited range of the current monitor ...

**9 Suffix arrays: what are they good for?**

Simon J. Puglisi, William F. Smyth, Andrew Turpin

**January 2006 Proceedings of the 17th Australasian Database Conference ADC '06**

**Publisher:** Australian Computer Society, Inc.

Full text available: [pdf\(87.76 KB\)](#) Additional Information: [full citation, index terms](#)

Recently the theoretical community has displayed a flurry of interest in compressed suffix arrays. New, asymptotically optimal algorithms for compression of suffix arrays have been proposed. In this talk we will probe into the practicalities of these latest developments. In particular, we investigate whether suffix arrays can indeed replace inverted files, as suggested in recent literature.

## 10 Poster session: A single-FPGA implementation of image connected component labelling

K. Benkrid, S. Sukhsawas, D. Crookes, S. Belkacemi  
February 2003 **Proceedings of the 2003 ACM/SIGDA eleventh international conference on Field programmable gate arrays FPGA '03**

Publisher: ACM Press

Full text available: [pdf\(187.05 KB\)](#) Additional Information: [full citation, index terms](#)

This paper describes an architecture based on a serial iterative algorithm called Component Labelling with a hardware complexity  $O(N)$  for an  $N \times N$  image. The algorithm scans the input image, performing a recursive non-zero maximum neighbourhood search. A complete forward pass is followed by an inverse pass in which the image is processed in reverse order. The process is repeated until no change in the image occurs. The architecture is implemented in Handel C language and targetted to an FPGA.

## 11 Poster session: A physical retiming algorithm for field programmable gate arrays

Peter Suaris, Dongsheng Wang, Pei-Ning Guo, Nan-Chi Chou  
February 2003 **Proceedings of the 2003 ACM/SIGDA eleventh international conference on Field programmable gate arrays FPGA '03**

Publisher: ACM Press

Full text available: [pdf\(187.05 KB\)](#) Additional Information: [full citation, index terms](#)

In this paper, we present a physical retiming algorithm for sequential circuit designs implemented on field programmable gate arrays (FPGAs). This algorithm can speed up the sequential circuit design process by reducing delay of all critical paths with negative slacks. By taking advantage of information provided by placed circuits, this algorithm integrates two optimization steps: register duplication and retiming moves. Registers are moved across combinational connections and registers are duplicated ac-

## 12 Considerations in processing satellite images

Ronald L. Danielson

 June 1980 ACM SIGSMALL Newsletter, Volume 6 Issue 1

Publisher: ACM Press

Full text available:  [pdf\(547.79 KB\)](#)

**Additional Information:** full citation,

Legislated demands for better control of natural resources have motivated resource management agencies to investigate application of satellite imagery in management activities. The University of Santa Clara and NASA-Ames Research Center are jointly considering the problems faced by such agencies. Advantages and disadvantages of relatively small systems for the required computer processing activities are discussed in this paper. In addition, summar ...

13 VLSI circuits: Design of a nanosensor array architecture

 Wei Xu, N. Vijaykrishnan, Y. Xie, M. J. Irwin

April 2004 Proceedings of the 14th ACM Great Lakes symposium on

**Publisher:** ACM Press

Full text available:  [pdf\(1.37 MB\)](#)

**Additional Information:** full citation,  
index terms

This paper describes a nanowire sensor array architecture for high-speed systems. The chip has very simple processing elements (PEs) in a matrix in which each PE is directly connected to seven sensors. A sampling rate realized high-speed sensing feedback for electronic nose. We aim to create architecture, because a compact design is required to integrate as many sensors as possible on a single chip. A widely used, ...

**Keywords:** electronic nose, gas sensing, nanowire sensor array, pattern processing

## 14 Recovering high dynamic range radiance maps from photographs

 Paul E. Debevec, Jitendra Malik

August 1997 Proceedings of the 24th annual conference on Computer graphics and interactive techniques SIGGRAPH '97

**Publisher:** ACM Press/Addison-Wesley Publishing Co.

Full text available:  [pdf\(1.43 MB\)](#)

**Additional Information:** full citation,  
terms

15

# Towards design and validation of mixed-technology SOCs

◆ S. Mir, B. Charlot, G. Nicolescu, P. Coste, F. Parrain, N. Zergainoh, B. Cou  
March 2000 **Proceedings of the 10th Great Lakes symposium on VLSI**

**Publisher:** ACM Press

Full text available: [pdf\(581.54 KB\)](#) Additional Information: [full citation](#), [index terms](#)

*This paper illustrates an approach to design and validation of heterogenous MEMS parts. The emphasis is placed on devices which incorporate MEMS parts in either a (CMOS + micromachining) SOC device, or alternatively as a hybrid system on a separate chip. The design flow is general, and it is illustrated for the case of embedding CMOS sensors. In particular, applications based on finger-printing are considered since a rich ...*

**Keywords:** HDLs, MEMS, SOCs, architecture exploration, cosimulation,

## 16 Exploiting FPGA-features during the emulation of a fast reactive embedded system

◆ Karlheinz Weiß, Thorsten Steckstor, Gernot Koch, Wolfgang Rosenstiel

February 1999 **Proceedings of the 1999 ACM/SIGDA seventh international conference on Field programmable gate arrays FPGA '99**

**Publisher:** ACM Press

Full text available: [pdf\(2.02 MB\)](#) Additional Information: [full citation](#), [index terms](#)

## 17 Compilation: Automated compile-time and run-time techniques to implement memory management units in MMU-less embedded systems

◆ Lan S. Bai, Lei Yang, Robert P. Dick

October 2006 **Proceedings of the 2006 international conference on Compilation, architecture and synthesis for embedded systems**

**Publisher:** ACM Press

Full text available: [pdf\(1.94 MB\)](#) Additional Information: [full citation](#), [index terms](#)

Random access memory (RAM) is tightly-constrained in many embedded systems, especially true for the least expensive, lowest-power embedded systems such as nodes and portable consumer electronics. The most widely-used sensor nodes have only 4-10 KB of RAM and do not contain memory management units (MMUs). They must implement increasingly complex applications under such tight memory constraints. The price and power consumption constraints make ...

**Keywords:** data compression, embedded system, wireless sensor netw

**18 Poster session: A SC-based novel configurable analog cell**

Binlin Guo, Jiarong Tong

February 2003 **Proceedings of the 2003 ACM/SIGDA eleventh international conference on Field programmable gate arrays FPGA '03**

**Publisher:** ACM Press

Full text available:  [pdf\(187.05 KB\)](#)

Additional Information: [full citation](#),

This paper presents a high performance Configurable Analog Cell (CAC) Basic Configurable Analog Cell (BCAC) and a digital converter block. The for Field Programmable Analog Array (FPAA) or for Field Programmable (FPGA). The BCAC include three innovative Programmable Switch Block Programmable Capacitor Arrays (PCAs), and an amplifier. PSB and PCA generate many equivalent components. In addi ...

**19 A prototype VLSI chip architecture for JPEG image compression**

M. Kovac, N. Ranganathan, M. Zagar

March 1995 **Proceedings of the 1995 European conference on Design automation**

**Publisher:** IEEE Computer Society

Full text available:  [pdf\(542.19 KB\)](#)

Additional Information: [full citation](#),

Publisher

Site

In this paper, we describe the design and implementation of a prototype architecture for implementing the JPEG baseline image compression standard. We apply the principles of pipelining and parallelism to the maximum extent in order to increase the throughput. The architecture for discrete cosine transform and the quantization efficient algorithms designed for high speed VLSI implementation. The using the Cadence tools and b ...

**Keywords:** 100 MHz, 1024 pixel, 1048576 pixel, CMOS digital integrated circuit, DCT, DSP chip, JAGUAR architecture, JPEG baseline image compression standard, image compression, VLSI, VLSI chip architecture, color images, data compression, digital signal processing chips, discrete cosine transform, discrete cosine transforms, encoder, high speed IC, high throughput, image coding, parallel architecture, signal processing, pipelining, prototype implementation

**20 SPOTS track: Networked infomechanical systems: a mobile embedded platform**

Richard Pon, Maxim A. Batalin, Jason Gordon, Aman Kansal, Duo Liu, Moh Shirachi, Yan Yu, Mark Hansen, William J. Kaiser, Mani Srivastava, Gaurav April 2005 **Proceedings of the 4th international symposium on Int sensor networks IPSN '05**

**Publisher:** IEEE Press

Full text available:  [pdf\(365.69 KB\)](#) Additional Information: [full citation](#)

Networked Infomechanical Systems (NIMS) introduces a new actuation networked sensing. By exploiting a constrained actuation method based infrastructure, NIMS suspends a network of wireless mobile and fixed se dimensional space. This permits run-time adaptation with variable sensi and even sensor type. Discoveries in NIMS environmental investigations for 1) new embedded platforms int ...

**Keywords:** actuation, embedded, mobility, networked, sensor, system

Results 1 - 20 of 109

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copy  
[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact I](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)



USPTO

Subscribe (Full Service)Register (Li  
Free)

**Search:** ◦ The ACM Digital Library  
+adc +imaging +array

THE ACM DIGITAL LIBRARY

[Feedback](#) [Report a problem](#)

## Terms used adc imaging array

Sort results by  relevance[Save results to a Binder](#)[Try an Ad](#)Display results  expanded form [Search Tips](#)[Try this se](#) [Open results in a new window](#)

Results 1 - 20 of 109

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [next](#)

### 1 Track 6: autonomic and organic computing: Marching-pixels: a new paradigm for smart sensor processor arrays

◆ Dietmar Fey, Daniel Schmidt

May 2005 **Proceedings of the 2nd conference on Computing front**  
**Publisher:** ACM Press

Full text available: [pdf\(606.57\)](#) Additional Information: [full citation, KB](#) [index terms](#)

In this paper we present a new organic computing principle denoted as architectures of future smart CMOS camera chips. The idea of marching realization of a massively-parallel fine-grain single-chip processor array organic units which are propagating in a pixel processor array, similar to algorithms. The task of the marching pixels is to carry out autonomous processing tasks, e.g ...

**Keywords:** image pre-processing, organic computing, self-organization smart pixels

### 2 A 3-pin 1.5 V 550 mW 176 x 144 self-clocked CMOS active pixel im

◆ Kwang-Bo Cho, Alexander Krymski, Eric Fossum

August 2001 **Proceedings of the 2001 international symposium on and design ISLPED '01**

**Publisher:** ACM Press

Full text available: [pdf\(350.69 KB\)](#) Additional Information: [full citation](#), [index terms](#)

**Keywords:** CMOS, active pixel sensor, image sensor, low-power, low-v

**3** VLSI circuits: 40 MHz 0.25 um CMOS embedded 1T bit-line decoupling for mixed-signal applications

Michael I. Fuller, James P. Mabry, John A. Hossack, Travis N. Blalock

April 2003 **Proceedings of the 13th ACM Great Lakes symposium on VLSI**

**Publisher:** ACM Press

Full text available: [pdf\(252.55 KB\)](#) Additional Information: [full citation](#), [index terms](#)

An embedded 40 MHz FIFO buffer for use in mixed-signal information processing applications is presented. The buffer design uses a 1T DRAM topology for its unit memory cell, a sense amplifier, and two circular shift registers for implementing refresh. The sense amplifier uses bit-line decoupling to improve readout performance. The application requires the storage of 800 samples of a received ultrasound signal over 48 channels consisting of ...

**Keywords:** CMOS, DRAM, FIFO, embedded memory, ultrasound

**4** Smart pixel implementation of a 2-D parallel nucleic wavelet transform for communications

A. M. Rassau, K. Eshraghian, H. Cheung, S. W. Lachowicz, T. C. B. Yu, W. Wilkinson

February 1998 **Proceedings of the conference on Design, automation and test in Europe DATE '98**

**Publisher:** IEEE Computer Society

Full text available: [pdf\(75.54 KB\)](#)

[PDF](#)

[Publisher](#)

[Site](#)

Additional Information: [full citation](#), [index terms](#)

A novel Smart Pixel Opto-VLSI architecture to implement a complete 2-D real-time captured images is presented. The Smart Pixel architecture is a highly parallel, compact, low power device capable of real-time capture, decompression and display of images suitable for Mobile Multimedia Communications.

**Keywords:** Image Processing, Real-Time Systems, Parallel Processing, Array, Multimedia, Mobile Telecommunication

**5 (Special session) presentation + poster discussion: university design real-time VGA 3-D image sensor using mixed-signal techniques**

Yusuke Oike, Makoto Ikeda, Kunihiro Asada

**January 2004 Proceedings of the 2004 conference on Asia South automation: electronic design and solution fair ASI of the 2004 conference on Asia South Pacific design and solution fair ASP-DAC '04**

**Publisher:** IEEE Press

Full text available:  [pdf\(506.41](#)

[KB\)](#)

[Publisher](#)

[Site](#)

Additional Information: [full citation](#),

We have developed the first real-time 3-D image sensor with VGA pixel signal techniques to achieve high-speed and high-accuracy range calculation section method. Our mixed-signal position detector, which consists of a time-domain approximate ADCs, provides significant information for during high-speed analog-to-digital conversion. Moreover the position a profile of a projected beam ...

**6 SPOTS'06 session 4--new sensors and architectures: The low power processing (LEAP)embedded networked sensor system**

Dustin McIntire, Kei Ho, Bernie Yip, Amarjeet Singh, Winston Wu, William

**April 2006 Proceedings of the fifth international conference on Intelligent sensor networks IPSN '06**

**Publisher:** ACM Press

Full text available:  [pdf\(200.80](#) Additional Information: [full citation](#), [index terms](#)

[KB](#))

A broad range of embedded networked sensor (ENS) systems for critical applications now require complex, high peak power dissipating sensor and demand high performance computing and high bandwidth communication. The demands for these new platforms include support for computationally intensive processing as well as optimization and statistical computing. To meet these requirements while maintaining critical support for ...

**Keywords:** embedded wireless networked sensor, energy-aware multip

platform hardware and software architecture

**7 Applications: Cyclops: in situ image sensing and interpretation in wireless sensor networks**

♦ Mohammad Rahimi, Rick Baer, Obimdinachi I. Iroezi, Juan C. Garcia, Jay V. Mani Srivastava

**November 2005 Proceedings of the 3rd international conference on networked sensor systems SenSys '05**

**Publisher:** ACM Press

**Full text available:** [pdf\(1.25 MB\)](#)    **Additional Information:** [full citation](#), [citations](#), [inde](#)

Despite their increasing sophistication, wireless sensor networks still do not have the same level of power and performance as the human senses: vision. Indeed, vision provides humans with the ability to distinguish objects and identify their importance. Our work seeks to enable wireless sensor networks to do the same with similar capabilities by exploiting emerging, cheap, low-power and simple CMOS imaging technology. In fact, we can go beyond the stereo capabilities of the human eye and achieve the large scale of ...

**Keywords:** CMOS imaging, imaging, power efficiency, sensor network,

**8 High dynamic range imaging**

♦ Paul Debevec, Erik Reinhard, Greg Ward, Sumanta Pattanaik

**August 2004 ACM SIGGRAPH 2004 Course Notes SIGGRAPH '04**

**Publisher:** ACM Press

**Full text available:** [pdf\(20.22 MB\)](#)    **Additional Information:** [full citation](#), [citations](#), [inde](#)

Current display devices can display only a limited range of contrast and color. The main reasons that most image acquisition, processing, and display technologies use only eight bits per color channel. This course outlines recent advances in high dynamic range imaging, from capture to display, that remove this restriction, thereby enabling images with a much larger color gamut and dynamic range of the original scene rather than the limited range of the current monitor ...

**9 Suffix arrays: what are they good for?**

Simon J. Puglisi, William F. Smyth, Andrew Turpin

**January 2006 Proceedings of the 17th Australasian Database Conference ADC '06**

**Publisher:** Australian Computer Society, Inc.

Full text available: [pdf\(87.76 KB\)](#) Additional Information: [full citation](#), [index terms](#)

Recently the theoretical community has displayed a flurry of interest in compressed suffix arrays. New, asymptotically optimal algorithms for compression of suffix arrays have been proposed. In this talk we will probe into the practicalities of these latest developments. In particular, we investigate whether suffix arrays can indeed replace inverted files, as suggested in recent literature.

## 10 Poster session: A single-FPGA implementation of image connected component labelling

K. Benkrid, S. Sukhsawas, D. Crookes, S. Belkacemi  
**February 2003 Proceedings of the 2003 ACM/SIGDA eleventh international conference on Field programmable gate arrays FPGA '03**

**Publisher:** ACM Press

Full text available: [pdf\(187.05 KB\)](#) Additional Information: [full citation](#)

This paper describes an architecture based on a serial iterative algorithm called Component Labelling with a hardware complexity  $O(N)$  for an  $N \times N$  image. The algorithm scans the input image, performing a recursive non-zero maximum neighbourhood search. A complete forward pass is followed by an inverse pass in which the image is processed in reverse order. The process is repeated until no change in the image occurs. The architecture is implemented in Handel C language and targetted to a Xilinx Virtex II Pro device.

## 11 Poster session: A physical retiming algorithm for field programmable gate arrays

Peter Suaris, Dongsheng Wang, Pei-Ning Guo, Nan-Chi Chou  
**February 2003 Proceedings of the 2003 ACM/SIGDA eleventh international conference on Field programmable gate arrays FPGA '03**

**Publisher:** ACM Press

Full text available: [pdf\(187.05 KB\)](#) Additional Information: [full citation](#)

In this paper, we present a physical retiming algorithm for sequential circuit designs implemented on field programmable gate arrays (FPGAs). This algorithm can speed up the sequential circuit by reducing delay of all critical paths with negative slacks. By taking advantage of information provided by placed circuits, this algorithm integrates two operations: register duplication and retiming moves. Registers are moved across combinational components and registers are duplicated across registers ac ...

## 12 Considerations in processing satellite images

Ronald L. Danielson

**◆ June 1980 ACM SIGSMALL Newsletter, Volume 6 Issue 1****Publisher:** ACM PressFull text available: [pdf\(547.79 KB\)](#)Additional Information: [full citation](#), [index terms](#)

Legislated demands for better control of natural resources have motivated resource management agencies to investigate application of satellite imagery management activities. The University of Santa Clara and NASA-Ames are jointly considering the problems faced by such agencies. Advantages are relatively small systems for the required computer processing activities paper. In addition, summar ...

**13 VLSI circuits: Design of a nanosensor array architecture****Wei Xu, N. Vijaykrishnan, Y. Xie, M. J. Irwin****◆ April 2004 Proceedings of the 14th ACM Great Lakes symposium on VLSI****Publisher:** ACM PressFull text available: [pdf\(1.37 MB\)](#)Additional Information: [full citation](#), [index terms](#)

This paper describes a nanowire sensor array architecture for high-speed systems. The chip has very simple processing elements (PEs) in a matrix in which each PE is directly connected to seven sensors. A sampling rate realized high-speed sensing feedback for electronic nose. We aim to create architecture, because a compact design is required to integrate as many as 1000 sensors on a single chip. A widely used, ...

**Keywords:** electronic nose, gas sensing, nanowire sensor array, pattern processing

**14 Recovering high dynamic range radiance maps from photographs****◆ Paul E. Debevec, Jitendra Malik****◆ August 1997 Proceedings of the 24th annual conference on Computer graphics and interactive techniques SIGGRAPH '97****Publisher:** ACM Press/Addison-Wesley Publishing Co.Full text available: [pdf\(1.43 MB\)](#)Additional Information: [full citation](#), [index terms](#)**15****Towards design and validation of mixed-technology SOCs**

◆ S. Mir, B. Charlot, G. Nicolescu, P. Coste, F. Parrain, N. Zergainoh, B. Cou  
March 2000 **Proceedings of the 10th Great Lakes symposium on V**

**Publisher:** ACM Press

Full text available:  [pdf\(581.54 KB\)](#) Additional Information: [full citation](#), [index terms](#)

*This paper illustrates an approach to design and validation of heterogen emphasis is placed on devices which incorporate MEMS parts in either a (CMOS + micromachining) SOC device, or alternatively as a hybrid syst separate chip. The design flow is general, and it is illustrated for the cas embedding CMOS sensors. In particular, applications based on finger-pi considered since a ric ...*

**Keywords:** HDLs, MEMS, SOCs, architecture exploration, cosimulation,

## 16 Exploiting FPGA-features during the emulation of a fast reactive em

◆ Karlheinz Weiß, Thorsten Steckstor, Gernot Koch, Wolfgang Rosenstiel

February 1999 **Proceedings of the 1999 ACM/SIGDA seventh international conference on Field programmable gate arrays FPGA '99**

**Publisher:** ACM Press

Full text available:  [pdf\(2.02 MB\)](#) Additional Information: [full citation](#), [index terms](#)

## 17 Compilation: Automated compile-time and run-time techniques to im

◆ MMU-less embedded systems

Lan S. Bai, Lei Yang, Robert P. Dick

October 2006 **Proceedings of the 2006 international conference on architecture and synthesis for embedded systems (ASE '06)**

**Publisher:** ACM Press

Full text available:  [pdf\(1.94 MB\)](#) Additional Information: [full citation](#), [index terms](#)

Random access memory (RAM) is tightly-constrained in many embedded systems, especially true for the least expensive, lowest-power embedded systems such as nodes and portable consumer electronics. The most widely-used sensor nodes have only 4-10 KB of RAM and do not contain memory management units (MMUs). They must implement increasingly complex applications under such tight memory constraints. The low price and power consumption constraints make ...

**Keywords:** data compression, embedded system, wireless sensor netw

**18 Poster session: A SC-based novel configurable analog cell**

Binlin Guo, Jiarong Tong

February 2003 **Proceedings of the 2003 ACM/SIGDA eleventh int on Field programmable gate arrays FPGA '03**

**Publisher:** ACM Press

Full text available:  [pdf\(187.05 KB\)](#)

Additional Information: [full citation](#),

This paper presents a high performance Configurable Analog Cell (CAC) Basic Configurable Analog Cell (BCAC) and a digital converter block. The for Field Programmable Analog Array (FPAA) or for Field Programmable (FPGA). The BCAC include three innovative Programmable Switch Block Programmable Capacitor Arrays (PCAs), and an amplifier. PSB and PCA generate many equivalent components. In addi ...

**19 A prototype VLSI chip architecture for JPEG image compression**

M. Kovac, N. Ranganathan, M. Zagar

March 1995 **Proceedings of the 1995 European conference on Design automation**

**Publisher:** IEEE Computer Society

Full text available:  [pdf\(542.19 KB\)](#)

Additional Information: [full citation](#),

Publisher

Site

In this paper, we describe the design and implementation of a prototype architecture for implementing the JPEG baseline image compression standard. We apply the principles of pipelining and parallelism to the maximum extent in order to increase the throughput. The architecture for discrete cosine transform and the quantization is based on efficient algorithms designed for high speed VLSI implementation. The design was implemented using the Cadence tools and b ...

**Keywords:** 100 MHz, 1024 pixel, 1048576 pixel, CMOS digital integrated circuit, DCT, DSP chip, JAGUAR architecture, JPEG baseline image compression standard, image compression, VLSI, VLSI chip architecture, color images, data compression, digital signal processing chips, discrete cosine transform, discrete cosine transforms, encoder, high speed IC, high throughput, image coding, parallel architecture, parallel processing, pipelining, prototype implementation

**20 SPOTS track: Networked infomechanical systems: a mobile embedded platform**

Richard Pon, Maxim A. Batalin, Jason Gordon, Aman Kansal, Duo Liu, Moh Shirachi, Yan Yu, Mark Hansen, William J. Kaiser, Mani Srivastava, Gaurav April 2005 **Proceedings of the 4th international symposium on Intelligent sensor networks IPSN '05**

**Publisher:** IEEE Press

Full text available:  [pdf\(365.69 KB\)](#)

Additional Information: [full citation](#)

Networked Infomechanical Systems (NIMS) introduces a new actuation-networked sensing. By exploiting a constrained actuation method based infrastructure, NIMS suspends a network of wireless mobile and fixed sensors in a three-dimensional space. This permits run-time adaptation with variable sensor density and even sensor type. Discoveries in NIMS environmental investigations include 1) new embedded platforms int ...

**Keywords:** actuation, embedded, mobility, networked, sensor, system

Results 1 - 20 of 109

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc. All rights reserved.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact I](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)



PORTAL

USPTO

[Subscribe \(Full Service\)](#)[Register \(Li Free\)](#)

**Search:** [The ACM Digital Library](#)  
[+analog +digital +imaging +array](#)

Full Text PDF Version Text Version

[Feedback](#) [Report a problem](#)

## Terms used analog digital imaging array

Sort results by  relevance Save results to a Binder[Try an Ad](#)Display results  expanded form Search Tips[Try this search](#) Open results in a new window

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [1](#)

Best 200 shown

- 1** [Layout tools for analog ICs and mixed-signal SoCs: a survey](#)

Rob A. Rutenbar, John M. Cohn

**May 2000 Proceedings of the 2000 international symposium on P****Publisher:** ACM PressFull text available: [pdf\(247.03 KB\)](#) Additional Information: [full citation](#), [KB](#)

- 2** [\(Special session\) presentation + poster discussion: university design real-time VGA 3-D image sensor using mixed-signal techniques](#)

Yusuke Oike, Makoto Ikeda, Kunihiro Asada

**January 2004 Proceedings of the 2004 conference on Asia South automation: electronic design and solution fair ASI of the 2004 conference on Asia South Pacific design and solution fair ASP-DAC '04****Publisher:** IEEE PressFull text available: [pdf\(506.41 KB\)](#)[Publisher](#)  
[Site](#)Additional Information: [full citation](#), [KB](#)

We have developed the first real-time 3-D image sensor with VGA pixel signal techniques to achieve high-speed and high-accuracy range calculation method. Our mixed-signal position detector, which consists of a

and time-domain approximate ADCs, provides significant information for during high-speed analog-to-digital conversion. Moreover the position a profile of a projected be ...

**3 "Empty space" computes: the evolution of an unconventional supercomputer**

Jonathan W. Mills, Matt Parker, Bryce Himebaugh, Craig Shue, Brian Kopecky  
**May 2006 Proceedings of the 3rd conference on Computing frontiers in sensor networks**

**Publisher:** ACM Press

Full text available: [pdf\(1.82 MB\)](#)

Additional Information: [full citation, index terms](#)

Lee A. Rubel defined the extended analog computer to avoid the limitations of a general purpose analog computer. Partial differential equation solvers were a "qubit" in Rubel's theoretical machine. These components have been implemented in VLSI circuits without transistors, as well as conductive plastic. For the past decade Indiana University has explored the design and applications of extended analog machines have become increasingly popular. In this paper we present a hybrid digital-analog architecture

**Keywords:** Lukasiewicz logic, extended analog computer, general purpose analog computer, hybrid digital-analog architecture

**4 Personal imaging and lookpainting as tools for personal documentation and photojournalism**

Steve Mann

March 1999 **Mobile Networks and Applications**, Volume 4 Issue 1

**Publisher:** Kluwer Academic Publishers

Full text available: [pdf\(2.24 MB\)](#)

Additional Information: [full citation, citations, index terms](#)

A means and apparatus for covert capture of extremely high-resolution images presented. The apparatus embodies a new form of user-interface – instead of a "click and click" metaphor which was thought to be the simplest photography, the proposed is a "look" metaphor in which images are generated through the act of looking around, in a manner that does not require conscious thought or effort.

**5 A 3-pin 1.5 V 550 mW 176 x 144 self-coded CMOS active pixel imager**

Kwang-Bo Cho, Alexander Krymski, Eric Fossum

**August 2001 Proceedings of the 2001 international symposium on VLSI technology, systems, and design ISLPED '01**

**Publisher:** ACM Press

Full text available:  [pdf\(350.69 KB\)](#) Additional Information: [full citation](#), [citations](#)

**Keywords:** CMOS, active pixel sensor, image sensor, low-power, low-v

## **6** Reviewed papers: Using image processing to teach CS1 and CS2

 Kenny Hunt

December 2003 **ACM SIGCSE Bulletin**, Volume 35 Issue 4

**Publisher:** ACM Press

Full text available:  [pdf\(676.87 KB\)](#) Additional Information: [full citation](#), [citations](#)

The use of digital image processing techniques in undergraduate computer science courses has many advantages in terms of motivating student interest and immediate, visual feedback. Although the standard Java distribution includes support for basic image processing operations, including the display of images, the complexity of the package makes it difficult for inexperienced programmers. This paper presents an extension to the Java image processing package that is suitable for ...

## **7** High performance imaging using large camera arrays

 Bennett Wilburn, Neel Joshi, Vaibhav Vaish, Eino-Ville Talvala, Emilio Antuñano, Adams, Mark Horowitz, Marc Levoy

July 2005 **ACM Transactions on Graphics (TOG)**, ACM SIGGRAPH '05, Volume 24 Issue 3

**Publisher:** ACM Press

Full text available:  [pdf\(902.47 KB\)](#)  [mov \(21:45 MIN\)](#) Additional Information: [full citation](#), [citations](#), [index](#)

The advent of inexpensive digital image sensors and the ability to create images from a number of sensed images are changing the way we see the world. In this paper, we describe a unique array of 100 custom video cameras that we have used to summarize our experiences using this array in a range of imaging applications. We explore the capabilities of a system that would be inexpensive to produce and easy to use. In particular, we used such a system to ...

**Keywords:** camera arrays, spatiotemporal sampling, synthetic aperture

## 8 High dynamic range imaging

◆ Paul Debevec, Erik Reinhard, Greg Ward, Sumanta Pattanaik

◆ August 2004 ACM SIGGRAPH 2004 Course Notes SIGGRAPH '04

**Publisher:** ACM Press

Full text available: [pdf\(20.22 MB\)](#)

Additional Information: [full citation](#),

[MB](#))

Current display devices can display only a limited range of contrast and main reasons that most image acquisition, processing, and display techniques use eight bits per color channel. This course outlines recent advances in high dynamic range imaging, from capture to display, that remove this restriction, thereby enabling images with a wider color gamut and dynamic range of the original scene rather than the limited range of the current monitor ...

## 9 Scanned-display computer graphics

◆ A. Michael Noll

◆ March 1971 **Communications of the ACM**, Volume 14 Issue 3

**Publisher:** ACM Press

Full text available: [pdf\(781.96 KB\)](#) Additional Information: [full citation](#), [citations](#)

A television-like scanned-display system has been successfully implemented in a 224 computer installation. The scanned image is stored in the core memory in software scan conversion is used to convert the rectangular coordinates to appropriate word and bit in an output display array in core storage. Results show that flicker-free displays of large amounts of data are possible with reasonable interaction. A scanned im ...

**Keywords:** computer graphics, raster displays, scan conversion, scanned displays

## 10 Applications: Cyclops: in situ image sensing and interpretation in wireless sensor networks

◆ Mohammad Rahimi, Rick Baer, Obimdinachi I. Iroezi, Juan C. Garcia, Jay L. Gammie, Mani Srivastava

◆ November 2005 **Proceedings of the 3rd international conference on SenSys: networked sensor systems SenSys '05**

**Publisher:** ACM Press

Full text available: [pdf\(1.25 MB\)](#) Additional Information: [full citation](#), [citations](#), [index](#)

Despite their increasing sophistication, wireless sensor networks still do not have the ability to interpret their environment in a meaningful way. One reason for this is that the sensors themselves are often not intelligent enough to understand the data they collect. Another reason is that the communication links between the sensors and the central processing unit are often unreliable or slow. In this paper, we propose a new approach to solving this problem by using a combination of sensor fusion and machine learning. We call our approach "Cyclops". Cyclops consists of two main parts: a sensor fusion module and a machine learning module. The sensor fusion module takes raw sensor data as input and performs various types of processing on it to extract meaningful features. These features are then passed to the machine learning module, which uses them to train a classifier. The classifier is then used to predict the state of the environment based on the sensor data. This allows us to interpret the sensor data in a meaningful way without having to rely on a central processing unit. We evaluated Cyclops on a real-world dataset and found that it outperforms existing methods in terms of accuracy and robustness.

powerful of the human senses: vision. Indeed, vision provides humans to distinguish objects and identify their importance. Our work seeks to with similar capabilities by exploiting emerging, cheap, low-power and s imaging technology. In fact, we can go beyond the stereo capabilities of the large scale of ...

**Keywords:** CMOS imaging, imaging, power efficiency, sensor network,

## 11 Progress in Picture Processing: 1969--71



Azriel Rosenfeld

June 1973 ACM Computing Surveys (CSUR), Volume 5 Issue 2

**Publisher:** ACM Press

Full text available:  [pdf\(2.34 MB\)](#)

**Additional Information:** full citation, terms

## **12 An on-line image processing system**



I. H. Barkdoll, B. L. McGlamery

January 1968 Proceedings of the 1968 23rd ACM national conference

Publisher: ACM Press

Full text available:  [pdf\(2.04 MB\)](#)

#### **Additional Information: full citation,**

The high-speed digital computer has contributed to significant progress in particular area of optics benefiting from this progress is image processing. The purpose of image processing is to aid the human observer in extracting from an image information obscured by some type of degradation. The numerous factors which can affect the quality of an image in an optical system include lens aberrations, poor focus, image distortion, etc.

## **13 MAPS: a generalized image processor**



---

Michael Fischer

September 1973 ACM SIGGRAPH Computer Graphics, Volume 7 Is:

Publisher: ACM Press

Full text available:  [pdf\(769.35 KB\)](#)

#### **Additional Information: full citation**

..By approaching two and three-dimensional problems from the spatial view geographic sciences, the <u>Multi-dimensional <u>Analysis

<u>S</u>ystem (MAPS) is able to achieve high efficiency and large capacity for interactive graphics, simulation modeling, and image processing. Spatial data is presented by means of color images, rather than line drawings, facilitating the use of color images.

**14 Track 6: autonomic and organic computing: Marching-pixels: a new paradigm for smart sensor processor arrays**

By Dietmar Fey, Daniel Schmidt

**May 2005 Proceedings of the 2nd conference on Computing frontiers in sensor networks**  
**Publisher:** ACM Press

Full text available: [pdf\(606.57 KB\)](#) Additional Information: [full citation](#), [index terms](#)

In this paper we present a new organic computing principle denoted as Marching-Pixels. It is based on the architecture of future smart CMOS camera chips. The idea of marching-pixels is the realization of a massively-parallel fine-grain single-chip processor array consisting of organic units which are propagating in a pixel processor array, similar to biological systems. The task of the marching pixels is to carry out autonomous local processing tasks, e.g ...

**Keywords:** image pre-processing, organic computing, self-organization, smart pixels

**15 Inexpensive real-time image generation and control**

By Bill Etra, Lou Katz

**April 1977 ACM SIGGRAPH Computer Graphics, Volume 11 Issue 1**

**Publisher:** ACM Press

Full text available: [pdf\(603.12 KB\)](#) Additional Information: [full citation](#), [index terms](#)

**16 TPphotoSuite: a windows based digital image processing program**

Tauhida Parveen

**January 2004 Journal of Computing Sciences in Colleges, Volume 20 Number 1**

**Publisher:** Consortium for Computing Sciences in Colleges

Full text available: [pdf\(184.78 KB\)](#) Additional Information: [full citation](#), [index terms](#)

The purpose of this paper is to present a Windows based software tool capable of performing image-processing operations. *TPphotoSuite* is free and open source.

compatible platform, the existing image processing operations can be m operations can be added to it. *TPphotoSuite* provides a user-friendly GU computer literacy for it to use. It contains many features that are used as, colo ...

## **17 Three-dimensional medical imaging: algorithms and computer syste**

◆ M. R. Stytz, G. Frieder, O. Frieder

December 1991 **ACM Computing Surveys (CSUR)**, Volume 23 Issue

**Publisher:** ACM Press

Full text available:  [pdf\(7.38 MB\)](#)

Additional Information: [full citation, terms, review](#)

**Keywords:** Computer graphics, medical imaging, surface rendering, th volume rendering

## **18 Cellular wave computers and CNN technology - a SoC architecture sensor arrays**

T. Roska

May 2005 **Proceedings of the 2005 IEEE/ACM International conference on computer-aided design ICCAD '05**

**Publisher:** IEEE Computer Society

Full text available:  [pdf\(415.00 KB\)](#)

Additional Information: [full citation, terms, review](#)

Cellular wave computers and cellular nonlinear network (CNN) technology paper. It is a system-on-chip (SoC) architecture with xK processors and architectural lessons from the trends in manufacturing billion components. The threshold of 100 nm feature size will determine the architecture, the and the type of algorithms needed, hence also the complexity of the sol

## **19 Anti-aliasing in topological color spaces**

◆ Kenneth Turkowski

August 1986 **ACM SIGGRAPH Computer Graphics , Proceedings of conference on Computer graphics and interactive techniques '86**, Volume 20 Issue 4

**Publisher:** ACM Press

Full text available:  [pdf\(5.19\)](#)

Additional Information: [full citation, terms, review](#)

MB)index terms

The power of a color space to perform well in interpolation problems such as smooth-shading is dependent on the topology of the color space as well as what it contains. We develop the *Major-minor* color space, which has a topology that lends itself to simple anti-aliasing computations between elements of an array without the need for an expensive frame store.

## **20 Bio-Inspired Analog VLSI Design Realizes Programmable Complex Dynamics on a Single Chip**

R. Carmona, F. Jiménez-Garrido, R. Domínguez-Castro, S. Espejo, A. Rodríguez, J. Llorente  
March 2002 **Proceedings of the conference on Design, automation and test in Europe - DATE '02**

**Publisher:** IEEE Computer Society

Full text available:  [pdf\(4.22 MB\)](#) Additional Information: [full citation](#),

A bio-inspired model for an analog parallel array processor(APAP), based on the vertebrate retina, permits the realization of complex spatio-temporal dynamics that mimics the way in which images are processed in the visual pathway without being limited by the processing time. This feasible alternative for the implementation of early vision tasks in standard CMOS technology has been designed in 0.5 μm CMOS. Design challenges, trade-offs and results of the first prototype chip are presented. The chip contains 16 parallel blocks of such a high-complexity system(0.5 ...)

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2002 ACM, Inc. All rights reserved.  
[Terms of Usage](#) | [Privacy Policy](#) | [Code of Ethics](#) | [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)